A formula for point addition in elliptic curves using a±ne representation and its implementation in FPGA is presented. The use of this new formula in hardware implementations of scalar multiplications for elliptic curve cryptography has the main advantages of: (i) reducing area for the implementations of elliptic curve point addition, and (ii) increasing the resistance to side channel attacks of the hardware implementation itself. Hardware implementation of scalar multiplication for elliptic curve cryptography using this new formulation requires low area resources while keeping high performance compared to implementations using projective coordinates, which are usually considered faster than the a±ne coordinates.
Introduction
Elliptic curve cryptography (ECC) is a kind of public key cryptography founded on the mathematical properties of elliptic curves. 1, 2 An elliptic curve over a¯eld K is the set of points P ¼ ðx; yÞ 2 K Â K satisfying a non-singular Weierstrass equation Eq. (1):
The set EðKÞ together with the point O forms an additive abelian group S ¼ ðEðKÞ [ O; þÞ. The security of elliptic curve cryptography is based on the difculty to solve the discrete logarithm problem de¯ned on S.
The \þ" operation in the group S for elliptic curve point addition is de¯ned for two di®erent operations: addition ECC-Add to sum two distinct points P, Q 2 EðKÞ and doubling ECC-Dbl to sum a point P 2 EðKÞ to itself. Each of these operations is de¯ned in terms of¯eld operations in K such as inversions, multiplications, squarings and additions. The de¯nition of each operation, ECC-Add and ECC-Dbl, varies accordingly to the coordinate system used to represent the points of the elliptic curve EðKÞ. ECC-Add and ECC-Dbl operations obey to geometrical interpretations to ensure the closure property of S.
The scalar multiplication dP is the result of adding the point P 2 EðKÞ to itself
The scalar d is in the range [1; n À 1], where n is the order of P, that is the smallest n such that nP ¼ O. The scalar multiplication is the most time consuming operation in cryptographic schemes based on elliptic curves such as digital signatures and bulk encryption. In these schemes, a scalar d is the private key while the public key is the elliptic curve point dP, for a known point P. The main objective for breaking the system is to¯nd the scalar d given the points dP and P, that is, the main objective is to solve the elliptic curve discrete logarithm problem.
Being dP the most time consuming operation in ECC, most of the related work on elliptic curve cryptography is proposed for e±cient implementations of this operation in hardware. 3À10 However, the hardware implementation of dP should be not only e±cient but resistant to side channel attacks. 11 In these attacks extra source information such as timing, power consumption, electromagnetic leaks or even sound can be exploited to break the system.
The traditional method for computing dP is the binary method. It parses every bit value of scalar d and executes at each iteration one ECC-Dbl operation followed by one ECC-Add only if the current bit value of d is \1". The direct hardware implementation of this dP method is vulnerable to side channel attacks, such as the SPA (Simple Power Analysis). In SPA, the attacker measures the power produced by the hardware executing the operation dP and tries to reveal the private key from those traces. An SPA attack for the hardware implementation of the binary method for dP is possible because ECC-Add and ECC-Dbl are di®erent and they will produce One approach for preventing SPA attacks is to rewrite the addition formulas ECC-Add and ECC-Dbl so that a single formula can be used for both kinds of point sums, indi®erently. 12 This approach has been considered in the literature for Weierstrass curves using a±ne, 13, 14 projective coordinates, 3 and for special forms of the elliptic curve. 15 This work presents a single formula for point addition in Weierstrass elliptic curves using a±ne coordinates and its hardware implementation in an FPGA, well suited for hardware implementations of scalar multiplication dP with resistance to side channel attacks.
The new formulation is derived from an analysis when both ECC-Add and ECC-Dbl are implemented in hardware, di®erent to the uni¯ed formula proposed by Brier et al., 13, 14 where the formulation is derived from a mathematical approach using the geometrical interpretation of operations ECC-Add and ECC-Dbl. The new formulation presented in this work has the property of being a single formula with¯xed and well de¯ned operations for performing both ECC-Add and ECC-Dbl operation. This regularity in the new formulation matches very well with the assumptions previously mentioned of having an indistinguishable formulation for point addition in order to prevent SPA attacks in hardware implementations of scalar multiplication.
The next section describes the new formulations for point addition and the advantages of using a±ne instead of projective representation.
A New Single Formula for Point Addition
A software or hardware implementation of the scalar multiplication implies choosing the algorithms to perform¯nite¯eld arithmetic, selecting the coordinate system to represent the elliptic curve points and selecting the algorithm to compute dP. Most of the works reported in the literature argue that López-Dahab coordinates, a kind of projective coordinates, are the best way to represent the elliptic curve points. 6, 8, 10 This argument is based on the fact that¯eld inversion is a very time consuming operation, requiring for its computation the same time required to compute six or more¯eld multiplications. However, for small area implementations, a±ne coordinates are better preferred because they require less¯eld operations and also less intermediate registers during the computations, which could result in higher performance and lower hardware requirements.
Addition and doubling operations are very similar in a±ne representation for elliptic curves de¯ned on binary¯elds GF(2 m ). An elliptic curve de¯ned on GF(2 m ) is the set of points satisfying the equation Eq. (2): Given the points P ¼ ðx P ; y P Þ and Q ¼ ðx Q ; y Q Þ, the operations ECC-Add (P ; QÞ ¼ ðx ADD ; y ADD Þ and ECC-Dbl(P Þ ¼ ðx DBL ; y DBL Þ are shown from Eqs. (3) to (8):
The Eq. (8) can be rewritten using Eq. (6). So, Eq. (8) becomes Eq. (9):
Both ECC-Add and ECC-Dbl operations require to perform one division, one multiplication and one squaring. The ECC-Add operation requires to perform nine additions and the ECC-Dbl requires six. Although both kinds of elliptic curve point addition use almost the same number of operations, the way in which each one is de¯ned is di®erent. This implies a dedicated module when scalar multiplication is implemented in hardware. These di®erent modules have di®erent power traces that could be used in side channel attacks.
The single formula for operations ECC-Add and ECC-Dbl in a±ne coordinates aims: (i) to reduce hardware resources for implementing the addition operation in elliptic curves, used for performing scalar multiplications, and (ii) to increase the resistance of the dP hardware implementation to side channel attacks. The main idea behind the proposed formula is to unify the ECC-Add and the ECC-Dbl operations by multiplexing data according to the operation being performed. Such multiplexing is implemented by introducing the operation s 0 Á x, which is the bitwise AND operation of bit s 0 with each bit-value of x. By introducing the s 0 Á x operation in the original formulas for point addition and applying boolean reductions, the new formulas to perform an ECC-Add operation if s 0 ¼ \1" or an ECC-Dbl operation if s 0 ¼ \0", is the operation ðX; Y Þ ¼ POINT ADDITIONðP ; Q; s 0 Þ, where X and Y are de¯ned as in Eqs. (11) and (12):
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The new formulation POINT ADDITION for both ECC-Add and ECC-Dbl requires the following¯eld operations: ten additions, one division, one multiplication and one squaring. That is, the new formula requires one more addition in the case of the ECC-Add operation and four additions in the case of the ECC-Dbl. Field additions in GF(2 m ) are trivial operations implemented as XOR operations so this di®erence has not a serious impact in the timing to compute any of the two elliptic curve point additions. Instead of having two distinct hardware modules for each ECC elliptic curve point addition operation, a single hardware module is provided thus resulting in smaller area requirements. Table 1 compares the complexity in terms of¯eld operations of the proposed formulation and the formulation previously studied by Brier et al.
13,14
The new formulation POINT ADDITION uses less¯eld operations, which results in faster execution time. Division and multiplication are the critical¯eld operations in¯nite¯elds. In GF(2 m ), typical latencies for these operations are 2m À 1 and m, respectively. This means that the proposed formulation in this work is about 2.6 times faster that the formulation reported in the literature. 
Implementation of POINT ADDITION formulation
The GF(2 m )¯eld operations used in elliptic curve point addition are well suited to be implemented in hardware using polynomial basis. Let fðxÞ ¼ x m þ P mÀ1 i¼0 f i x i (where f i 2 f0; 1g) be an irreducible polynomial of degree m over GF (2) . The polynomial fðxÞ is called the reduction polynomial. For each reduction polynomial there exists a polynomial basis representation. In such a representation, each element of GF(2 m ) corresponds to a binary polynomial of degree less than m. That is, for each e 2 GF(2 m ) there exist m numbers e i 2 f0; 1g such that
The element e 2 GF(2 m ) is usually denoted by the bit string ðe 0 ; e 1 ; . . . ; e mÀ1 Þ of length m. Arithmetic in GFð2 m Þ using polynomial basis is arithmetic of polynomials modulo F ðxÞ. Figure 1 shows the data°ow for the point addition module. Since¯eld addition is an XOR operation and squaring can be implemented using combinatorial logic, the whole latency for point addition is the latency of a¯eld division plus the one of a¯eld multiplication. In Fig. 1 , the combinatorial operations like AND and XOR are 
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represented as black boxes of two or three m-bit inputs. The black boxes are well mapped to LUTs (Look Up Table) , which are elements in FPGAs that implement any Boolean function of up to 4-inputs. A dP co-processor was implemented for evaluating the POINT ADDITION operation. It implements the add and double method resistant to SPA attacks proposed by Coron. 17 This method parses each bit of the scalar d ¼ ð1; s kÀ2 ; . . . ; s 0 Þ 2 and performs an ECC-Dbl operation followed by an ECC-Add operation. The coprocessor computes dP after (k Á ECC Add þ ðk À 1Þ Á ECC Dbl) operations. Being L the latency in clock cycles of the POINT ADDITION module, the co-processor delivers the¯nal value dP in Lð2k À 1Þ clock cycles.
Results
The dP co-processor using the POINT ADDITION module was implemented in a V4 Xilinx's FPGA device for validation and performance analysis. The GF(2 m ) 
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arithmetic modules direct division, serial multiplication, and combinatorial squarer used in the POINT ADDITION module were previously reported by MoralesSandoval et al.:
18 direct division, serial multiplication, and combinatorial squarer. The latency of the POINT ADDITION module is mainly determined by the latency of the divider (2m À 1 clock cycles) and the latency of the multiplier (m clock cycles), resulting in L ¼ 3m À 1. So, the whole latency of the co-processor for computing dP using binary¯elds, a±ne representation and the Coron's binary method is ð3m À 1Þð2k À 1Þ.
Area and performance results for all the modules of the hardware dP co-processor are shown in Tables 2 and 3 . Table 4 shows the time to compute dP using the new single formula and compares those results against related work. 
The timing to compute dP in this work using a single hardware module for point addition in a±ne coordinates is better than other works that have used projective coordinates, like in Ernst et al. (10.9 ms for m ¼ 113), 4 Mentens et al. (3.8 ms for m ¼ 160), 7 or Batina et al. (2.47 ms for m ¼ 179). 3 The use of projective coordinates supposes a better performance because inversions are avoided in each point addition operation at the cost of more multiplications. Other works using projective coordinates perform dP faster than the implementation presented in this article but they use higher area resources. For example, Sakiyama et al.
9 uses 4,749 slices from a Virtex2 Pro FPGA and performs dP in the¯eld GF ð2 163 Þ in 0.49 ms. In the work of Gura et al., 5 the area required is 19,000 slices from a Virtex2 FPGA while the dP operation in the¯eld GF ð2 163 Þ is computed in 0.14 ms. The area used in Ref. 5 is six times bigger that the area used by the co-processor proposed, and the one used in Ref. 3 is three times bigger. In addition, the hardware implementation of the binary method for computing scalar multiplications dP using the single formula for point addition will be more resistant to side channel attacks.
Concluding Remarks
A new formula for ECC-Add and ECC-Dbl operation in elliptic curve cryptography using a±ne representation and its hardware implementation was presented. This new formulation performs as well as those using projective representation. The proposed uni¯ed formula reduces hardware while keeping the complexity of operations ECC-Add and ECC-Dbl as in its original form, which is mainly determined by the computational cost of one¯eld division and one¯eld multiplication. The whole latency of the point addition operation could be reduced by using better performing GF(2 m ) arithmetic modules. This work provided an single formula for ECC point addition that makes the ECC-Add and ECC-Dbl operations indistinguishable, which could increase the security of the hardware implementation of dP against side channel attacks.
